Small footprint and configurable SPI core
The official Linux kernel from Xilinx
Build your hardware, easily!
Documenting the Xilinx 7-series bit-stream format.
Python logging tool for staging multiprocess applications
kowalewskijan/random-generators 0
Implementation of random generators (PUF) on Zynq FPGA with NIST testing.
Renode - virtual development tool for multinode embedded networks
kowalewskijan/u-boot-digilent 0
u-boot-xarm from xilinx git repo with Digilent additions
The ultimate Vim configuration (vimrc)
push eventzephyrproject-rtos/hal_quicklogic
commit sha b3a66fe6d04d87fd1533a5c8de51d0599fcd08d0
Remove references to FPGA IP core drivers Signed-off-by: Jan Kowalewski <[email protected]>
push time in 2 months
PR merged zephyrproject-rtos/hal_quicklogic
This PR removes unnecessary references to FPGA IP core drivers which are not intended for HAL.
pr closed time in 2 months
pull request commentzephyrproject-rtos/hal_quicklogic
Remove references to FPGA IP core drivers
I prepared a DNM PR in Zephyr which just swaps remote in the west manifest to point to
antmicro:remove-ip-cores-referencesforhal_quicklogicmodule. This DNM PR should prove if everything is ok with these changes introduced in the HAL PR.
See my comment on PR #28821 on how this should be done.
https://docs.zephyrproject.org/latest/guides/modules.html?highlight=modules#process
comment created time in 2 months
pull request commentzephyrproject-rtos/hal_quicklogic
Remove references to FPGA IP core drivers
@galak if you want us to wait for Carles with this one, then I'll wait. If not, then I'll just merge it
We'll the practice is to have a PR on the Zephyr side to test this before we merge. So I'd ask we do that before.
comment created time in 2 months
pull request commentzephyrproject-rtos/hal_quicklogic
Remove references to FPGA IP core drivers
@galak if you want us to wait for Carles with this one, then I'll wait. If not, then I'll just merge it
comment created time in 2 months