SpinalHDL/VexRiscv
A FPGA friendly 32 bit RISC-V CPU implementation
https://github.com/SpinalHDL/VexRiscv
viewpoint
Issues rank
contributors (According to the first 100)
