The RTL source for AnyCore RISC-V
Recursive unified ORAM
A small suite of tests for AnyCore RISC-V
March 30th-31st 2012
The OpenPiton Platform
diy testing tool for weak memory models, herd design
The OpenPiton Platform
The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
ao486 port for MiSTer
issue closedPrincetonUniversity/openpiton
"The FTDI chip also exposes a second serial link that is routed to GPIO pins on the FPGA, and we leverage this to wire up the JTAG from the RISC-V debug module." But how can I make sure which GPIO would be used? It seems the FPGA_TMS, FPGA_TDI, FPGA_TDO, FPGA_TCK are not used as GPIO.
closed time in 5 days
hikerxx50111
issue openedPrincetonUniversity/openpiton
"The FTDI chip also exposes a second serial link that is routed to GPIO pins on the FPGA, and we leverage this to wire up the JTAG from the RISC-V debug module." But how can I make sure which GPIO would be used? It seems the FPGA_TMS, FPGA_TDI, FPGA_TDO, FPGA_TCK are not used as GPIO.
created time in 5 days
startedFloList/GCE_NN
started time in 5 days
startedcornell-brg/mcppbs
started time in 6 days
startedVeedrac/microarchitecturometer
started time in 9 days
startedrougier/scientific-visualization-book
started time in a month
startedjlfwong/speedscope
started time in a month
startedbrendangregg/FlameGraph
started time in a month
pull request commentPrincetonUniversity/openpiton
Fix LR. Prevent it from changing mshr_st_state
Booting dual core linux on FPGA. Verified both with Ariane and Black-parrot.
comment created time in a month
PR opened PrincetonUniversity/openpiton
LR changes the st_state to WAIT_ACK as a flag to mark the future data ack to be ACKDT_LR. But that will overwrite the current st_state set by previous store, which leads to a freeze in L15. This issue was triggered when integrating black parrot. (This is not a issue when working with Ariane though, because Ariane will wait for all outstanding stores to finish before it sends LR)
Fix is easy. Because we actually don't need to rely on st_state to recognize ACKDT_LR. Changing the order of conditions will separate ACKDT_LR from ACKDT_ST_XX.
pr created time in a month
startedtikzit/tikzit
started time in a month
fork HelloKayT/Adafruit-BMP085-Library
A powerful but easy to use BMP085/BMP180 Library
http://www.adafruit.com/products/1603
fork in 2 months
startedszymonmaszke/torchlayers
started time in 2 months
startedtheogf/AugmentedGaussianProcesses.jl
started time in 2 months
startedjohannesjmeyer/rsmf
started time in 2 months
startedrlouf/mcx
started time in 2 months
startedNationalSecurityAgency/ghidra
started time in 3 months
startedmumbel/ghidra_riscv
started time in 3 months
startedlcq2/griscv
started time in 3 months
issue commentPrincetonUniversity/openpiton
@leon575777642 @Jbalkind
So I was finally able to get the SD card boot working. I kept everything timing wise unchanged. There was a post on Xilinx forums that said to set the VADJ through the System Controller UI program to 1.2V. After changing that, and enabling the SCUI on SW16, I'm able to reliably boot from the SD card.
Thank you to both of you for the help.
comment created time in 3 months
starteddnanhkhoa/nb_black
started time in 3 months
starteduni-due-syssec/bn-riscv
started time in 3 months
started0xAlexei/INFILTRATE2019
started time in 3 months
startedconnorferster/handcalcs
started time in 3 months